

It is claimed:

1 1. A method comprising:

2 providing a reorder buffer comprising a plurality of entries associated respectively with a
3 plurality of instructions;

4 executing a first instruction of said plurality of instructions which generates a first
5 register value for a first real register, said first register value being stored in a first alias register
6 identified in a first entry of said reorder buffer associated with said first instruction; and

7 determining whether said first register value should be copied from said first alias register
8 to said first real register approximately at a time when said first entry of said reorder buffer is
9 needed for a second instruction that is younger in order than said first instruction.

1 2. The method of claim 1, asserting a first valid data field of said first entry of said

2 reorder buffer after said execution of said first instruction but before said determining whether
3 said first register value should be copied from said first alias register to said first real register, said
4 asserted first valid data field indicates that said first register value is valid for copying from said
5 first alias register to said first real register.

1 3. The method of claim 2, further comprising reading said first valid data field in

2 determining whether said first register value should be copied from said first alias register to said
3 first real register.

1 4. The method of claim 3, further comprising copying said first register value from

2 said first alias register to said first real register if said first valid data field indicates that said first
3 register value is valid for copying into said first real register.

1 5. The method of claim 2, further comprising deasserting a second valid data field

2 of a second entry of said reorder buffer, said second entry including a second alias register
3 previously associated with said first real register, said deasserted second valid data field indicates
4 that said second register value is not valid for copying from said second alias register to said first
5 real register.

1 6. The method of claim 1, further comprising:

2 providing a data commitment table comprising a plurality of entries associated
3 respectively with a plurality of real registers including a first entry associated with said first real
4 register, said first entry of said data commitment table comprising a committed data location field
5 to indicate if a second register value generated by a third instruction is stored in a second alias
6 register or in said first real register, and a reorder buffer index field to identify a second entry of
7 said reorder buffer containing said second alias register if said second register value is stored in
8 said second alias register;

9 determining whether said second register value is in said second alias register or in said
10 first real register by reading said committed data location field of said data commitment table;

11 deasserting a second valid data field of said second entry of said reorder buffer if it is
12 determined that said second register value is in said second alias register, said deasserted
13 indicates that said second register value is not valid for copying from said second alias register to
14 said first real register; and

15 writing an identifier for said first entry of said reorder buffer in said reorder buffer index
16 field of said first entry of said data commitment table.

1 7. A processor system comprising:

2 a reorder buffer comprising a plurality of entries associated respectively with a plurality
3 of instructions;

4 an execution unit to execute a first instruction of said plurality of instructions which
5 generates a first register value for a first real register, said execution causing said first register
6 value to be stored in a first alias register identified in a first entry of said reorder buffer associated
7 with said first instruction; and

8 an allocator to add new instructions into said reorder buffer, said allocator determining
9 whether said first register value should be copied from said first alias register to said first real
10 register approximately at a time when said allocator determines that said first entry of said reorder
11 buffer is needed for a second instruction that is younger in order than said first instruction.

1 8. The processor system of claim 7, further comprising a retirement unit to assert a
2 first valid data field of said first entry of said reorder buffer after said execution unit has executed
3 said first instruction but before said allocator determines whether said first register value should

4 be copied from said first alias register to said first real register, said asserted first valid data field
5 indicates that said first register value is valid for copying from said first alias register to said first
6 real register.

1 9. The processor system of claim 8, wherein said allocator reads said first valid data
2 field in determining whether said first register value should be copied from said first alias register
3 to said first real register.

1 10. The processor system of claim 9, wherein said allocator causes a copying of said
2 first register value from said first alias register to said first real register if said first valid data field
3 indicates that said first register value is valid for copying into said first real register.

1 11. The processor system of claim 8, wherein said retirement unit causes a
2 deasserting of a second valid data field of a second entry of said reorder buffer, said second entry
3 identifying a second alias register previously associated with said first real register, said
4 deasserted second valid data field indicates that said second register value is not valid for copying
5 from said second alias register to said first real register.

1 12. The processor system of claim 7, further comprising:
2 a data commitment table comprising a plurality of entries associated respectively with a
3 plurality of real registers including a first entry associated with said first real register, said first
4 entry of said data commitment table comprising a first committed data location field to indicate if
5 a second register value generated by a third instruction is stored in a second alias register
6 associated with said first real register or in said first real register, and a reorder buffer index field
7 to identify a second entry of said reorder buffer identifying said second alias register if said
8 second register value is stored in said second alias register;

9 wherein said retirement unit determines whether said second register value is in said
10 second alias register or in said first real register by reading said first committed data field of said
11 data commitment table;

12 wherein said retirement unit causes a deasserting of a second valid data field of said
13 second entry of said reorder buffer if said retirement unit determines that said second register
14 value is in said second alias register, said deasserted indicates that said second register value is
15 not valid for copying from said second alias register to said first real register; and

16 and wherein said retirement unit causes a writing of an identifier for said first entry of
17 said reorder buffer in said buffer index field of said first entry of said data commitment table.

1 13. A computer readable medium comprising one or more software modules to:
2 generate a reorder buffer containing a plurality of entries associated respectively with a
3 plurality of instructions;

4 execute a first instruction of said plurality of instructions which generates a first register
5 value for a first real register, said first register value being stored in a first alias register identified
6 in a first entry of said reorder buffer associated with said first instruction; and

7 determine whether said first register value should be copied from said first alias register
8 to said first real register approximately at a time when said first entry of said reorder buffer is
9 needed for a second instruction that is younger in order than said first instruction.

1 14. The computer readable medium of claim 13, wherein said one or more software
2 modules to further assert a first valid data field of said first entry of said reorder buffer after said
3 execution of said first instruction but before said determining whether said first register value
4 should be copied from said first alias register to said first real register, said asserted first valid
5 data field indicates that said first register value is valid for copying from said first alias register to
6 said first real register.

1 15. The computer readable medium of claim 14, wherein said one or more software
2 modules to further cause a reading of said first valid data field in determining whether said first
3 register value should be copied from said first alias register to said first real register.

1 16. The computer readable medium of claim 15, wherein said one or more software
2 modules to further cause a copying of said first register value from said first alias register to said
3 first real register if said first valid data field indicates that said first register value is valid for
4 copying into said first real register.

1 17. The computer readable medium of claim 14, wherein said one or more software
2 modules to further cause a deasserting of a second valid data field of a second entry of said
3 reorder buffer, said second entry including a second alias register previously associated with said

4 first real register, said deasserted second valid data field indicates that said second register value
5 is not valid for copying from said second alias register to said first real register.

1 18. The computer readable medium of claim 13, wherein said one or more software
2 modules to further:

3 provide a data commitment table comprising a plurality of entries associated respectively
4 with a plurality of real registers including a first entry associated with said first real register, said
5 first entry of said data commitment table comprising a committed data location field to indicate if
6 a second register value generated by a third instruction is stored in a second alias register or in
7 said real register, and a reorder buffer index field to identify a second entry of said reorder buffer
8 containing said second alias register if said second register value is stored in said second alias
9 register;

10 determine whether said second register value is in said second alias register or in said
11 first real register by reading said committed data location field of said data commitment table;

12 deassert a second valid data field of said second entry of said reorder buffer if it is
13 determined that said second register value is in said second alias register, said deasserted
14 indicates that said second register value is not valid for copying from said second alias register to
15 said first real register; and

16 write an identifier for said first entry of said reorder buffer in said reorder buffer index
17 field of said first entry of said data commitment table.

1 19. A method, comprising:

2 providing a reorder buffer comprising a plurality of entries associated respectively with a
3 plurality of instructions including a first entry associated with a first instruction, said first entry
4 identifying a first alias register containing a first register value for a first real register;

5 identifying said first entry of said reorder buffer to be associated with a second
6 instruction that is younger in order than said first instruction;

7 determining whether said first register value is valid for copying from said first alias
8 register to said first real register;

9 copying said first register value from said first alias register to said first real register if it
10 is determined that said first register value is valid; and

11 associating said first entry of said reorder buffer with said second instruction.

1 20. The method of claim 19, wherein said first entry of said first instruction includes
2 a first valid data field to indicate whether said first register value is valid for copying from said
3 first alias register to said first real register, and wherein determining whether said first register
4 value is valid comprises reading said first valid data field.

1 21. The method of claim 20, further comprising deasserting said first valid data field
2 after determining that said first register value is valid for copying from said first alias register to
3 said first real register.

1 22. The method of claim 19, further comprising:

2 providing a data commitment table comprising a plurality of entries associated
3 respectively with a plurality of real registers including a first entry associated with said first real
4 register, said first entry including a committed data location field to indicate whether a committed
5 register value is in said first real register; and

6 asserting said data location field after it is determined that said first register value is valid
7 for copying from said first alias register to said first real register, said asserted data location field
8 indicating that said first register value is in said first real register.

1 23. A processor system, comprising:

2 a reorder buffer comprising a plurality of entries associated respectively with a plurality
3 of instructions including a first entry associated with a first instruction, said first entry identifying
4 a first alias register containing a first register value for a first real register; and

5 an allocator to:

6 identify said first entry of said reorder buffer to be associated with a second
7 instruction that is younger in order than said first instruction;

8 determine whether said first register value is valid for copying from said first
9 alias register to said first real register;

10 copy said first register value from said first alias register to said first real register
11 if it is determined that said first register value is valid; and

12 associate said first entry of said reorder buffer with said second instruction.

1 24. The processor system of claim 23, wherein said first entry of said first instruction
2 includes a first valid data field to indicate whether said first register value is valid for copying
3 from said first alias register to said first real register, and wherein said allocator reads said first
4 valid data field to determine whether said first register value is valid.

1 25. The processor system of claim 24, wherein said allocator causes a deasserting of
2 said first valid data field after determining that said first register value is valid for copying from
3 said first alias register to said first real register.

1 26. The processor system of claim 23, further comprising:

2 a data commitment table comprising a plurality of entries associated respectively with a
3 plurality of real registers including a first entry associated with said first real register, said first
4 entry including a committed data location field to indicate whether a committed register value is
5 in said first real register; and

6 wherein said allocator asserts said data location field after it is determined that said first
7 register value is valid for copying from said first alias register to said first real register, said
8 asserted data location field indicating that said first register value is in said first real register.

1 27. A computer readable medium comprising one or more software modules to:

2 provide a reorder buffer comprising a plurality of entries associated respectively with a
3 plurality of instructions including a first entry associated with a first instruction, said first entry
4 identifying a first alias register containing a first register value for a first real register;

5 identify said first entry of said reorder buffer to be associated with a second instruction
6 that is younger in order than said first instruction;

7 determine whether said first register value is valid for copying from said first alias
8 register to said first real register;

9 copy said first register value from said first alias register to said first real register if it is
10 determined that said first register value is valid; and

11 associate said first entry of said reorder buffer with said second instruction.

1 28. The computer readable medium of claim 27, wherein said first entry of said first
2 instruction includes a first valid data field to indicate whether said first register value is valid for

3 copying from said first alias register to said first real register, and wherein one or more software
4 modules causes a reading of said first valid data field in determining whether said first register
5 value is valid.

1 29. The computer readable medium of claim 28, wherein said one or more software
2 modules causes a deasserting of said first valid data field after said first register value has been
3 determined to be valid for copying from said first alias register to said first real register.

1 30. The computer readable medium of claim 27, wherein said one or more software
2 modules:

3 provide a data commitment table comprising a plurality of entries associated respectively
4 with a plurality of real registers including a first entry associated with said first real register, said
5 first entry including a committed data location field to indicate whether a committed register
6 value is in said first real register; and

7 asserts said data location field after it is determined that said first register value is valid
8 for copying from said first alias register to said first real register, said asserted data location field
9 indicating that said first register value is in said first real register.